A 990-µW 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO
نویسندگان
چکیده
A low-power 1.6-GHz phase-locked loop (PLL) based on a novel supply-regulated voltage-controlled oscillator (SR-VCO) including an active-loop filter (ALF) is realized. In this PLL, an active RC filter is combined with SR-VCO, achieving the advantages of ALF PLL without penalties in power consumption or phase noises. The PLL has measured rms jitter of 4.82 ps, and its core consumes 990 μW from 1-V supply while the chip area is 420 × 570 μm including on-chip passive components required for the ALF and the supply regulator.
منابع مشابه
Design of Gate-Driven Quasi Floating Bulk OTA-Based Gm–C Filter for PLL Applications
The advancement in the integrated circuit design has developed the demand for low voltage portable analog devices in the market. This demand has increased the requirement of the low-power RF transceiver. A low-power phase lock loop (PLL) is always desirable to fulfill the need for a low power RF transceiver. This paper deals with the designing of the low power transconductance- capacitance (Gm-...
متن کاملA New Gm-C Active Filter with Auto-Tuning Loop Based on PLL Architecture in CMOS Technology
In this paper a new Gm-C active filter with auto-tuning loop based on PLL architecture in CMOS technology is presented. The auto-tuning loop of the proposed structure is represented by a PLL having the voltage controlled oscillator implemented with a replica of Gm-C filter in positive feedback connection. The loop sets the biasing of VCO such that the oscillation frequency provided by the loop ...
متن کاملISSCC 2006 / SESSION 32 / PLLs , VCOs , AND DIVIDERS / 32 . 2 32 . 2 A 0 . 5 to 2 . 5 GHz PLL with Fully Differential Supply - Regulated Tuning
PLLs are important building blocks that are used to generate and distribute clocks in all high-performance digital systems. Integrating PLLs on large digital chips in deep submicron processes poses three main challenges. First, power supply noise caused by increased digital switching currents degrades the jitter performance of the VCO. Second, the wide loop bandwidth required to suppress ring o...
متن کاملA Low - Spur CMOS PLL Using Differential Compensation Scheme
(VCO) phase-locked loop (PLL) and ring-VCO PLL topologies with low-phase noise. Differential control loops are used for the PLL locking through a symmetrical transformer-resonator or bilaterally controlled varactor pair. A differential compensation mechanism suppresses out-band spurious tones. The prototypes of the proposed PLL are implemented in a CMOS 65-nm or 45-nm process. The measured resu...
متن کاملAnalysis of phase Locked Loop using Ring Voltage Controlled Oscillator
There is several application of phase locked loop in the field of communication. It depends on the mixed signal operation. It is capable of fast locking capability. present work based on redesign of the PLL system using 90nm technology process at frequency 1 GHz and the lock time is 179.5 ns and transient analysis of the PLL is simulate between 1ns to 1000ns.it consumes the 179.5 mW power at 1....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on Circuits and Systems
دوره 60-II شماره
صفحات -
تاریخ انتشار 2013